Skip to main content

Header Pinout

The TOWER Kit emphasizes hardware modularity and reusability. To achieve such a goal, the proper interconnection system has to be used.

info

TOWER sticks to a well-known and widely accepted standard, the so-called headers with a 2.54 mm (0.1 inches) pitch.

Core Module pinout​

tip

You can visit the separate chapter to learn more About Core Module.

Eagle Footprint Library​

You can download the TOWER library for Eagle EDA software which contains Standard Module and Cloony format.

Module Drawing And Pinout​

Module Format​

Format Module defines

  • Spacing and signals between two rows of 14-pin headers
  • Four mounting hole positions and their diameter
  • Position of mechanical key (filled hole in the header) preventing reverse insertion
  • Position of sockets from the top view
  • Position of pins from the bottom view
  • Recommended PCB height 55 mm
  • Recommended PCB thickness 1.5 mm
  • The radius of rounded corners 3.8 mm

Standard Module​

Large Module​

Module Signals​

This is a summary of basic peripherals available on the module header

The following table defines signal assignment on the module header

PinSignalDescriptionSTM32 GPIO
1P0
A0
TXD0
GPIO channel 0
ADC channel 0
UART channel 0 (TXD signal)
PA0
2P1
A1
RXD0
GPIO channel 1
ADC channel 1
UART channel 0 (RXD signal)
PA1
3P2
A2
TXD1
GPIO channel 2
ADC channel 2
UART channel 1 (TXD signal)
PA2
4P3
A3
RXD1
GPIO channel 3
ADC channel 3
UART channel 1 (RXD signal)
PA3
5P4
A4
DAC0
A
GPIO channel 4
ADC channel 4
DAC channel 0
Sensor Module Channel A
PA4
6P5
A5
DAC1
B
GPIO channel 5
ADC channel 5
DAC channel 1
Sensor Module Channel B
PA5
7P6
RST1
GPIO channel 6
UART channel 1 (RTS signal)
PB1
8P7
A6
CTS1
C
GPIO channel 7
ADC channel 6
UART channel 1 (CTS signal)
Sensor Module Channel C
PA6
9P8GPIO channel 8PB0
10P9GPIO channel 9PB2
11RESETSystem resetNRST
12BOOTBoot modeBOOT0
13VDD_OFFFrom top side: VDD_OFF_OUT
From bottom side: VDD_OFF_IN
14BAT_OFFBattery disconnect signal
15GNDSystem GND (ground)
16VDDSystem VDD (positive rail)
17SCL0I²C bus 0 (SCL signal)PB10
18SDA0I²C bus 0 (SDA signal)PB11
19INTSystem interrupt signalPC13
20Key (no signal)
21P10
RXD2
UART channel 2 (RXD signal)PA10
22P11
TXD2
UART channel 2 (TXD signal)PA9
23P12
MISO
SPI bus (MISO signal)PB14
24P13
MOSI
SPI bus (MOSI signal)PB15
25P14
SCLK
SPI bus (SCLK signal)PB13
26P15
CS
SPI bus (CS signal)PB12
27P16
SCL1
I²C bus 1 (SCL signal)PB8
28P17
SDA1
I²C bus 1 (SDA signal)PB9
caution

Do not connect anything on the VDD_OFF and BAT_OFF signals unless you are sure what you are doing.

Tag Drawing And Pinout​

Tag Format​

The primary purpose of tag format is to provide signal break-out for I²C peripheral in a compact form factor. It can be anything I²C-related, e.g. sensors, memories, RTCs, etc.

Format Tag defines

  • Signals on a 5-pin header (see table below)
  • Letter “D”-shaped PCB outline
  • Mechanical dimensions 16 x 16 mm
  • Recommended PCB thickness 1.5 mm
  • The radius of rounded corners 3.8 mm

Tag Signals​

The following table defines signal assignment on the tag header:

PinSignalDescription
1GNDSystem GND (ground)
2VDDSystem VDD (positive rail)
3SCLI²C bus (SCL signal)
4SDAI²C bus (SDA signal)
5INTSystem interrupt signal